

ISSUE CLASSIFICATION	
Class	Subclass

PATENT NUMBER:

U.S. UTILITY Patent Application

O.I.P.E.

PATENT DATE

SCANNED 746(5) Q.A.

APPLICATION NO. 09/896059	CONT/PRIOR D	CLASS 716	SUBCLASS 18	ART UNIT 2825	EXAMINER Thos. J. Scott
------------------------------	-----------------	--------------	----------------	------------------	----------------------------

APPLICANTS

Debashis Bhattacharya
Vamsi Boppana
Rabindra Roy
Jayanta Roy

TITLE

Method for automated design of integrated circuits with targeted quality objectives using dynamically generated building blocks

PTO-2040
12/99

ISSUING CLASSIFICATION

[illegible]

<input type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS		CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed. <input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____ _____ _____	_____ (Assistant Examiner) (Date)		NOTICE OF ALLOWANCE MAILED	
	_____ (Primary Examiner) (Date)		ISSUE FEE Amount Due Date Paid	
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.	_____ (Legal Instruments Examiner) (Date)		ISSUE BATCH NUMBER	

WARNING:
 The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)

(FACE)

BEST AVAILABLE COPY